Reduced instruction set computing - PDFSEARCH.IO - Document Search Engine

Reduced instruction set computing
Results: 261

#	Item
181	Microprocessors: 1971 to 1976 1971 Intel 4004 2.3 K transistors 12mm2 TI TMC1795 3.2K transistors 30mm2 TI TMS0100 6k transistors 34mm2 Add to Reading List Source URL: icarus.cs.weber.edu Language: English - Date: 2012-12-28 18:12:26 Instruction set architectures Digital electronics Classes of computers Semiconductor devices Microcomputers Microprocessor Reduced instruction set computing Berkeley RISC Transistor Computer hardware Computer architecture Electronic engineering
182	Design and Evaluation of a RISC Processor with a Tomasulo Scheduler Diplomarbeit Lehrstuhl f¨ur Rechnerarchitektur Add to Reading List Source URL: www.kroening.com Language: English - Date: 2014-05-11 10:55:21 Classes of computers Algorithms Tomasulo algorithm DLX Out-of-order execution Central processing unit Reduced instruction set computing MIPS architecture Instruction pipeline Computer architecture Computing Instruction set architectures
183	A FPGA based Forth microprocessor P. H. W. Leong, P. K. Tsang and T. K. Lee Department of Computer Science and Engineering The Chinese University of Hong Kong Shatin, N.T. Hong Kong Systems which employ a microprocessor Add to Reading List Source URL: www.cse.cuhk.edu.hk Language: English - Date: 2007-03-29 21:09:02 Stack machine Instruction set Field-programmable gate array Datapath Reduced instruction set computing Instruction set architectures PicoBlaze X86 assembly language Computer architecture Central processing unit Computer hardware
184	10th Call for Proposals Funding period: July 1, 2014 – December 31, 2014 The German-Russian Interdisciplinary Science Center (G-RISC) is a Center of Excellence established in[removed]The main offices are based at St. Pet Add to Reading List Source URL: www.daad.ru Language: English - Date: 2014-03-28 06:38:03 Undergraduate Research Opportunities Program University of Michigan University of Minnesota Postgraduate education Graduate school Reduced instruction set computing Doctorate European Union German Academic Exchange Service Education Knowledge Academia
185	Features • Utilizes the AVR® RISC Architecture • AVR – High-performance and Low-power RISC Architecture • Add to Reading List Source URL: www.gaw.ru Language: English - Date: 2004-05-11 11:48:50 Computer engineering Central processing unit Instruction set architectures Embedded systems Atmel AVR Instruction set Addressing mode Reduced instruction set computing Processor register Computer architecture Computer hardware Microcontrollers
186	◈ What do we do ? Propose Efficient Processor Fetch Mechanism Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-28 00:23:47 Central processing unit Instruction set MIPS architecture CPU cache ARM architecture Reduced instruction set computing Classic RISC pipeline Computer architecture Instruction set architectures Computer hardware
187	MIPS R5000 Microprocessor Technical Backgrounder Performance: Add to Reading List Source URL: www.futuretech.blinkenlights.nl Language: English - Date: 1999-05-17 08:56:29 MIPS architecture Central processing unit R4000 R4600 R8000 CPU cache R10000 R2000 Reduced instruction set computing Computer hardware Computer architecture R5000
188	SIMULATING SOME ADVANCED PROCESSING TECHNIQUES INTO A SUPERSCALAR ARCHITECTURE Add to Reading List Source URL: webspace.ulbsibiu.ro Language: English - Date: 2010-05-17 01:41:51 Central processing unit Classes of computers Computer memory Parallel computing CPU cache Superscalar Cache Reduced instruction set computing Instruction-level parallelism Computer hardware Computer architecture Computing
189	ADVANCED TECHNIQUES FOR IMPROVING PROCESSOR PERFORMANCE IN A SUPERSCALAR ARCHITECTURE Gordon B. STEVEN, University of Hertfordshire, Department of Computer Science, UK, E-mail: [removed] Lucian VINTAN, Adrian F Add to Reading List Source URL: webspace.ulbsibiu.ro Language: English - Date: 2010-05-17 01:41:23 Computing Classes of computers Parallel computing CPU cache Cache Superscalar Microarchitecture Reduced instruction set computing Instruction-level parallelism Computer architecture Computer hardware Central processing unit
190	Publications Process 2009 Data Custodian Contact + Program Manager Add to Reading List Source URL: www.for.gov.bc.ca Language: English - Date: 2009-10-08 18:08:23 Reduced instruction set computing Computer

UPDATE